Four configurations to accommodate 5VDC to 48VDC usage- Pinouts in pairs accessed by two 50-pin headers
- 16 TTL-Level I/O lines (on 20-pin header)
- 8 address internal register structure
- I/O points socketed for field replacement
- 16-bit PC/104 bus
- Test utility and source code
- 16-bit interrupt options of either change or compare
- Onboard watchdog timer
- Image capture/modify of entire digital I/O image
- Outputs initialize in OFF position
 |
|
| | | |||
| | | | |||||
| | |
 |
| ©MMXIIIndustrial Embedded Systems. An OpenSystems Media publication. |
